

SpikeHard

Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip

Judicael Clair, Guy Eichler, and Luca P. Carloni, Columbia University, New York, USA.



20th September 2023

CASES '23

Popular Proprietary Neuromorphic Chips









Neuromorphic Computing mimics biological brains.

• Human brain only consumes as much energy as a light bulb.

• Promising approach to energy-efficient embedded AI.

• We expect future **embedded neuromorphic apps** to depend on non-neuromorphic computations.

• Sensory input pre-processing, e.g.:

Introduction

■ Fast Fourier Transform (FFT) [4].

2D Convolution (CONV2D) [5].

Heterogeneous **Many-Accelerator** Systems-on-Chip (SoCs)

[1] Akopyan et al. TrueNorth: Design and tool flow of a 65 mW 1 Million neuron programmable neurosynaptic chip. IEEE TCAD 34, 10 (2015), 1537–1557. [2] Intel. https://download.intel.com/newsroom/2021/new-technologies/neuromorphic-computing-loihi-2-brief.pdf [3] BrainChip. https://brainchip.com/wp-content/uploads/2023/03/BrainChip_second_generation_Platform_Brief.pdf [4] Arsalan et al. 2022. RadarSNN: A resource efficient gesture sensing system based on mm-Wave radar. T-MTT 70, 4 (2022), 2451–2461. [5] Chandarana et al. 2021. An adaptive sampling and edge detection approach for encoding static images for spiking neural networks. In Proc. of IGSC. 1–8.

Open-Source Alternatives

- RANC: Reconfigurable Architecture for Neuromorphic Computing [6]
 - \circ Highly configurable at design time \rightarrow great for testing new architectural optimizations.
 - \circ Similar architecture to TrueNorth and Loihi \rightarrow good algorithmic compatibility.
 - \circ Deployable on FPGA → fast prototyping.
- **SpikeHard (our work)** is based on RANC.

Limitations of RANC that SpikeHard Solves

- Lacks a standard interface:
 - New interface required for integration in a heterogeneous many-accelerator SoC.
- Not runtime-programmable:
 - \sim Model specified at design time \rightarrow immutable at run time.
- Model generation tool includes mapping model to hardware. But,
 - Suboptimal resource utilization.
 - Performance, energy efficiency, and resource usage vary based on hardware architecture.
 - Hence, we created a new tool that:
 - Minimizes resource usage for a given architecture.
 - Enables architectural design-space exploration (DSE).



Grey \rightarrow unused resource Colored \rightarrow used resource

Spiking Neural Network (SNN)

Learning model used in neuromorphic computing is the Spiking Neural Network (SNN).

- → Axon Communication channel
- **Neuron** Computational element
- **Spike** Time-sensitive pulse (i.e. event) sent between neurons

Example SNN – MNIST Image Classification [7]

- For each greyscale pixel \in [0, 1], if rounded = 1, then spike generated for that pixel.
- Multiple neurons can receive spikes from same pixel.
- Each class assigned a set of neurons. Predicted class is the one with the most output spikes.



[7] Yepes et al. 2017. Improving Classification Accuracy of Feedforward Neural Networks for Spiking Neuromorphic Chips. In Proc. of IJCAI. 1973–1979.

Hardware Implementation



Spike Time-sensitive event





Neuromorphic Processor Architecture

- Multiple interconnected cores.
- Each core implements a crossbar.

Spike Timing

- Spike is received at a particular tick.
- Tick Period: Time elapsed between ticks.
 - Mainly depends on core architecture.

 $\circ\,$ Minimize to maximize performance.

Model Restructuring

Model is already mapped to a hardware architecture (e.g. model generated by RANC).

Goal

Use minimum number of cores.

Minimal Connected Components (MCCs)

Smallest disjoint subsets of connected neurons and axons in a core.

Integer Linear Program (ILP) Problem similar to **bin packing**. Objective and constraints can be described as an ILP. Use standard ILP solver to find optimal solution.



Model Restructuring

Additional Goal

Optimally remap to a different hardware architecture (e.g. smaller cores).



SpikeHard Accelerator



SpikeHard Accelerator

- Controller decodes input data.
- Commands are broadcasted to all cores.



SpikeHard Accelerator



- Main memory accessed via DMA.
- Base addresses provided at the start.
- irq asserted at the end to notify CPU.

Accelerator Interface

• Input Stream of Frames

Input spikes (e.g. input image to classify).
Commands (e.g. for model loading).

• Output Stream of Frames

• Output spikes (e.g. predicted image class).

• Frame

- $\circ\,$ 128-bit header:
 - 3 bits encode frame type.
 - Remaining bits frame-type specific.
- Optional payload adjacent to header.



Accelerator Interface



SoC Integration







We used **ESP** [8], an open-source SoC design platform.

SpikeHard was integrated as part of a standalone SoC containing:

- Third-party accelerators: FFT and CONV2D.
- General-purpose 64-bit RISC-V CVA6 processor:
 - $\circ\,$ Orchestrates accelerator execution.
 - $\circ\,$ Runs Linux from which app invokes the accelerators.
 - We tested parallel execution of SpikeHard, FFT, and CONV2D.
 - SpikeHard no longer a performance bottleneck after DSE.



14

Evaluation



w.r.t. original with(out) tuned tick period.

- Deployed SoCs on the Xilinx VCU128 FPGA with 75 MHz clock frequency.
- Model estimates Vector-Matrix Multiplication (VMM) for a 6 by 6 matrix.
- Original mapping from RANC: 64x64.
- AxN: each core has A axons and N neurons.
- Varied A & N via model restructuring.
- Tested: ∀**A**, **N** ∈ {32, 64, 128, 256, 512}.
- Larger cores \rightarrow better resource usage.
- Smaller cores \rightarrow better performance and energy-efficiency.
- Restructuring to smallest core capacity (32x32) improved:
 - Performance by 3.3x (89x)
 - Energy efficiency by 6.3x (170x)



Larger VMMs



- Restructuring to smallest core capacity improved:
 - Performance by **1.90 3.73x**.
 - Energy efficiency by 1.97 6.96x.
- Larger matrix \rightarrow larger and more numerous MCCs (bigger model).
- Larger MCCs \rightarrow worse performance and energy-efficiency.

Conclusion

- We developed SpikeHard, a neuromorphic hardware accelerator that is:
 - Programmable at runtime.
 - Easy to integrate into a heterogeneous many-accelerator SoC.
 - Suitable for embedded apps with both neuromorphic and non-neuromorphic kernels.
- We devised an optimization algorithm (model restructuring) that:

 Minimizes resource utilization for a particular neuromorphic architecture.
 Enables a model to be optimally remapped to different architectures.
- We performed broad DSE on FPGA:
 - Significant improvements in performance and energy-efficiency over baseline.
- We have released the contributions of this work in the public domain:
 <u>https://github.com/sld-columbia/spikehard</u>