ESP4ML

Platform-Based Design of System-on-Chip for Embedded Machine Learning

Davide Giri Kuan-Lin Chiu Giuseppe di Guglielmo Paolo Mantovani Luca P. Carloni

DATE 2020







ESP4ML

Open-source design flow to build and program SoCs for ML applications.



- ESP is a platform for heterogeneous SoC design
- hls4ml automatically generates accelerators from ML models

Main contributions to ESP:

- Automated integration of hls4ml accelerators
- Accelerator-accelerator communication
- Accelerator invocation API





hls4ml

COLUMBIA UNIVERSITY IN THE CITY OF NEW YORK

- Open-source tool developed by Fast ML Lab
- Translates ML algorithms into HLS-able accelerator specifications
 - Targets Xilinx Vivado HLS (i.e. FPGA only)
 - $_{\circ}\,$ ASIC support is in the works
- Born for high-energy physics (small and ultra-low latency networks)
 - $_{\circ}\,$ Now has broad applicability



Image from https://fastmachinelearning.org/hls4ml/





ESP motivation

Heterogeneous systems are pervasive Integrating accelerators into a SoC is hard Doing so in a scalable way is very hard



Keeping the system simple to program while doing so is even harder

ESP makes it easy

ESP combines a scalable architecture with a flexible methodology ESP enables several accelerator design flows and takes care of the hardware and software integration





ESP overview



* By Nvidia Corporation ** By lewing@isc.tamu.edu Larry Ewing and The GIMP

COLUMBIA UNIVERSITY IN THE CITY OF NEW YORK

ESP architecture

- Multi-Processors
- Many-Accelerator
- Distributed Memory
- Multi-Plane NoC

The ESP architecture implements a distributed system, which is scalable, modular and heterogeneous, giving processors and accelerators similar weight in the SoC





ESP architecture: the tiles





ESP methodology in practice

automated interactive manual (opt.) manual

Accelerator Flow

Generate accelerator

Specialize accelerator (not required by hls4ml flow)

Test behavior

Generate RTL

Test RTL

Optimize accelerator







ESP accelerator flow

Developers focus on the high-level specification, decoupled from memory access, system communication, hardware/software interface



ESP Interactive SoC Flow









New ESP features

- New accelerator design flows (C/C++, Keras/Pytorch/ONNX)
- Accelerator-to-accelerator communication
- Accelerator invocation API





New accelerator design flows

C/C++ accelerators with Vivado HLS

- Generate the accelerator skeleton with ESP

 Takes care of communication with the ESP tile socket
- Implement the computation part of the accelerator

Example of top level function of ESP accelerator for Vivado HLS



accelerator tile socket **ESP** accelerator for Vivado HLS (partly automatically generated) acc mem CPU acc

ESP-generated

New accelerator design flows

Keras/Pytorch/ONNX accelerators with hls4ml

Completely automated integration in *ESP*:

- Generate an accelerator with *hls4ml*
- Generate the accelerator wrapper with ESP







Accelerator-to-accelerator communication

Accelerators can exchange data with:

- Shared memory
- Other accelerators (new!)

Benefits

- Avoid roundtrips to shared memory
- Fine-grained accelerators synchronization

 Higher throughput
 - Lower invocation and data pre- or postprocessing overheads







Accelerator-to-accelerator communication

- No need for additional queues or NoC channels
- Communication configured at invocation time
- Accelerators can pull data from other accelerators, not push







Accelerator invocation API

API for the invocation of accelerators from a user application

• Exposes only 3 functions to the programmer



- Invokes accelerators through Linux device drivers
 - ESP automatically generates the device drivers
- Enables shared memory between processors and accelerators

 No data copies
- Can be targeted by existing applications with minimal modifications
- Can be targeted to automatically map tasks to accelerators



Accelerator invocation API

API for the invocation of accelerators from a user application

• Exposes only 3 functions to the programmer



```
* Example of existing C application
* with ESP accelerators that replace
* software kernels 2, 3 and 5
int *buffer = esp alloc(size);
for (...) {
  kernel 1(buffer,...); // existing software
  esp run(cfg k2); // run accelerator(s)
  esp run(cfg k3);
  kernel 4(buffer,...); // existing software
  esp run(cfg k5);
                       // existing checks
validate(buffer);
esp cleanup();
                       // memory free
```

Accelerator API

Configuration example:

- Invoke accelerators k1 and k2
- Enable point-to-point communication between them

```
/* Example of double-accelerator config */
esp thread info t cfg k12[] =
  .devname = "k1.0",
  type = k1,
  /* accelerator configuration */
  .desc.k1 desc.nbursts = 8,
  /* p2p configuration */
  .desc.k1 desc.esp.p2p store = true,
  .desc.k1 desc.esp.p2p nsrcs = 0,
  .desc.k1 desc.esp.p2p srcs = {"","","",""},
  },
  .devname = "k2.0",
  type = k2,
  /* accelerator configuration */
  .desc.k2 desc.nbursts = 8,
  /* p2p configuration */
  .desc.k2 desc.esp.p2p store = false,
  .desc.k2 desc.esp.p2p nsrcs = 1,
  .desc.k2 desc.esp.p2p srcs = {"k1.0","","",""},
  },
};
```



Evaluation





Experimental setup

- We deploy two multi-accelerator SoCs on FPGA (Xilinx VCU118)
- We execute applications with accelerator chaining and parallelism opportunities
- We compare the our SoCs against:
 o Intel i7 8700K processor
 - NVIDIA Jetson TX1
 - 256-core NVIDIA Maxwell GPU
 - Quad-core ARM Cortex A57

Featured accelerators:

- Image classifier (hls4ml)
 - Street View House Numbers (SVHN) dataset from Google
- Denoiser (hls4ml)
 - $_{\circ}\,$ Implemented as an autoencoder
- Night-vision (Stratus HLS)
 - Noise filtering, histogram, histogram equalization



20

Case studies

SoCs

Applications















Efficiency

Chaining accelerators brings energy savings.

Our SoCs achieve better energy efficiency than Jetson and i7.





Performance

Performance increases to up to 4.5 times thanks to:

- Parallelization
- Chaining (p2p)





Memory accesses

Accelerator chaining (p2p) reduces the memory accesses by 2-3 times





Conclusions

ESP4ML is a complete system-level design flow to implement manyaccelerator SoCs and to deploy embedded applications on them.

We enhanced ESP with the following features:

- Fully automatic integration in ESP of accelerators specified in C/C++ (Vivado HLS) and Keras/Pytorch/ONNX (hls4ml)
- Minimal API to invoke accelerator for ESP
- Reconfigurable activation of accelerators pipelines through efficient point-topoint communication mechanisms





Thank you from the **ESP** team!







ESP4ML

Platform-Based Design of System-on-Chip for Embedded Machine Learning

Davide Giri (www.cs.columbia.edu/~davide_giri)

Kuan-Lin Chiu Giuseppe di Guglielmo Paolo Mantovani Luca P. Carloni

IN THE CITY OF NEW YORI



DATE 2020

