
# **NOC-BASED SUPPORT OF HETEROGENEOUS CACHE-COHERENCE MODELS FOR ACCELERATORS**

Davide Giri, Paolo Mantovani, Luca P. Carloni

Columbia University, New York, USA

ACM/IEEE NOCS 2018, Torino, Italy



### **CONTRIBUTIONS**

#### **Protocol**.

• Variation of MESI to support 3 coherence models (NoC-based)

#### **Coherence Models.**


- Show how each model can outperform the others
- Show that the best choice of model varies at runtime
- Architecture. Design of a multi-core NoC-based architecture supporting:
- Three models of coherence for accelerators
- ORun-time selection of the coherence model for each accelerator
- Coexistence of heterogeneous coherence models for accelerators

### OUR SOC

Our design is based on an instance of **Embedded Scalable Platforms (ESP)** [L. P. Carloni, DAC '16]

We added a cache hierarchy to ESP. Now it can run multi-processor and multiaccelerator applications on Linux SMP.

The accelerator tile supports run-time selection of coherence model.



## **OUR PROTOCOL**

We modified a classic MESI directorybased cache-coherence protocol o to make it work over a NoC • to support all coherence models for accelerators **Directory controller** Write-back (add a Valid state and dirty

bit), Recalls, Flush, LLC-coherent

read/write requests.

EXCERPT	LLC-coherent Read	LLC-coherent Write
Invalid	Read memory Send data to requestor Go to Valid state	Read memory if misaligned Write to LLC Go to Valid state
Valid	Send data to requestor	Write to LLC
Shared	-	-
Exclusive	-	-
Modified	-	-
<b>Private cache controller</b> L1 invalidation, Recalls, Flush, Atomic		

operations.

Software)

Speedup (vs.


# **RESULTS OVERVIEW**

We designed 4 custom accelerators:

Sort, Sparse Matrix-Vector Multiplication, FFT-1D and FFT-2D.

We deployed our SoC on FPGA and we executed applications on Linux SMP.

ESP's GUI. The CAD flow from GUI to bitstream is fully automated.



The best coherence model varies with the accelerator workload size and with the number of active accelerators in the system.

LLC-coherent and fully-coherent models can significantly **reduce** accesses to DRAM.

There is no absolute winner among the coherence models, the best choice can vary at runtime.

