KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design Luca Piccolboni, Giuseppe Di Guglielmo, and Luca P. Carloni Columbia University, NY, USA



```
void process(void)
ł
  int k = 0;
  for (; k < 128; ++k)
   // No unrolling
   c[k] = a[k] + b[k];
}
```





```
void process(void)
  int k = 0;
  for (; k < 128; ++k)
   HLS LOOP UNROLL(4);
   c[k] = a[k] + b[k];
}
```





```
Specification
void process(void)
  int k = 0;
                                 High-Level Synthesis
  for (; k < 128; ++k)
   HLS LOOP UNROLL(10);
   c[k] = a[k] + b[k];
                                          How do we verify
                                            equivalence?
}
                                Area
                                    RTL
                                       Execution Time
```

Equivalence Checking in HLS

1. Which notion of equivalence should we use?



Latency-Insensitive Equivalence [L. P. Carloni, CAV'99]

2. How do we formally check the equivalence?

KAIROS attacks this problem



Latency-Insensitive Design (LID) Brief Introduction

- LID separates computation from communication: a system is a set of computational processes that send and receive data through channels
 - The communication does not depend on the particular latencies of the channels
 - LID supports compositional design and verification (very useful for KAIROS!)

[L. P. Carloni, CAV'99]



[L. P. Carloni, CAV'99]



[L. P. Carloni, CAV'99]



[L. P. Carloni, CAV'99]



[L. P. Carloni, CAV'99]



[L. P. Carloni, CAV'99]



[L. P. Carloni, CAV'99]



[L. P. Carloni, CAV'99]



[L. P. Carloni, CAV'99]

Latency-Insensitive Design (LID) In High-Level Synthesis



In High-Level Synthesis



Latency-Insensitive Design (LID) In High-Level Synthesis











KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design



KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design



KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design



KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design



KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design







[L. P. Carloni, CAV'99]

Theorem: if we modify one module in a system, it is sufficient to prove the equivalence between the modified module and the original one to guarantee that the system functionality has not been affected by the modification.



[L. P. Carloni, CAV'99]

Theorem: if we modify one module in a system, it is sufficient to prove the equivalence between the modified module and the original one to guarantee that the system functionality has not been affected by the modification.









ACM FMCAD 2019, San Jose, USA







ACM FMCAD 2019, San Jose, USA



KAIROS: Improving Scalability

Observation: if region #1 is always faster than region #2, we can improve scalability by exploiting an equivalence checker



KAIROS: Improving Scalability

Observation: if region #1 is always faster than region #2, we can improve scalability by exploiting an equivalence checker



Experimental Results Experimental Setup

We evaluated KAIROS on two case studies:

- GRAY accelerator
 Optimized Wrapper
- RISC-V processor
 General Wrapper

- HLS Tool: Cadence Stratus HLS
- Eq. Tool: Cadence JasperGold





average time per property



ACM FMCAD 2019, San Jose, USA

time for counterexample



ACM FMCAD 2019, San Jose, USA



[R. Margelli, Thesis 2017]



average time per property



11 properties

SC M.

exec

EX

SC_MODULE

fedec

ID

Data \$\$

IF

ACM FMCAD 2019, San Jose, USA



More results in the paper

ACM FMCAD 2019, San Jose, USA

Conclusions

We presented KAIROS a methodology for incremental verification of components developed with High-Level Synthesis (HLS) and Latency-Insensitive Design (LID)

- KAIROS focuses on verifying the equivalence of the RTL components designed with *HLS*
- KAIROS exploits *LID* to reduce the amount of code that must be checked for equivalence

KAIROS: Incremental Verification in High-Level Synthesis through Latency-Insensitive Design Questions?



Speaker: Luca Piccolboni Columbia University, NY